1508 articles – 1625 references  [version française]
HAL: hal-00675609, version 1

Detailed view  Export this paper
An Energy-Efficient Architecture for Nanometric Technologies with Strong Robustness to Process Variability : Design of a GALS node based on a MIPS R2000 processor
Sylvain Durand 1, 2, H. Zakaria 3, Laurent Fesquet 3, Nicolas Marchand 1
For the ARAVIS collaboration(s)
(2012)

In this paper we present an energy-efficient solution for nanometric systems, where some variability problems which did not influence the circuit at a higher scale introduce some uncertainties at a sub-micrometric size. Therefore, some advanced control strategies are required to manage the energy-performance tradeoff in such an environment. The setup is based on some Dynamic Voltage and Frequency Scaling (DVFS) techniques applied to a Globally Asynchronous Locally Synchronous (GALS) architecture. Whereas a Vdd-hopping converter is able to provide discrete voltage levels, a Programmable Self-Timed Ring (PSTR) oscillator allows a variability robust source for generating adjustable clock frequencies. A fast predictive control law is also developed in this paper to calculate the frequency and voltage levels to apply to these actuators, minimizing the high voltage running time while ensuring good computational performance. Finally, the proposal is dedicated to a GALS node based on a MIPS processor over STMicroelectronics 45 nm technology and some fine-grained simulation results are performed. Besides a noticeable reduction of the energy consumption, the performance of the closed-loop system is ensured and a strong robustness to technological variability is also demonstrated.
1:  Grenoble Images Parole Signal Automatique (GIPSA-lab)
CNRS : UMR5216 – Université Joseph Fourier - Grenoble I – Université Pierre-Mendès-France - Grenoble II – Université Stendhal - Grenoble III – Institut Polytechnique de Grenoble - Grenoble Institute of Technology
2:  NeCS (INRIA Grenoble Rhône-Alpes / Gipsa-lab)
CNRS : UMR5216 – INRIA – Gipsa-lab – Université Joseph Fourier - Grenoble I – Institut National Polytechnique de Grenoble (INPG)
3:  Techniques of Informatics and Microelectronics for integrated systems Architecture (TIMA)
CNRS : UMR5159 – Université Joseph Fourier - Grenoble I – Institut National Polytechnique de Grenoble (INPG)
Engineering Sciences/Automatic
Energy-performance tradeoff – nanometric architecture – process variability robustness – fast predictive control – programmable self-timed ring oscillator.