 |
 |
|
|
| HAL: hal-00294146, version 1 |
| Detailed view |  Export this paper |
 |
|
|
| Interconnect Explorer: a High-Level Estimation Tool for On-Chip Interconnects |
|
|
| Antoine Courtay 1, 2Olivier Sentieys 1 |
|
|
| (2008-10-08) |
|
|
|
|
|
|
|
|
|
|
|
| 1: | CAIRN (INRIA - IRISA) |
|
|
|
INRIA – CNRS : UMR6074 – École normale supérieure de Cachan - ENS Cachan – Institut National des Sciences Appliquées (INSA) - Rennes – Université de Rennes 1 |
|
|
| 2: | Laboratoire des sciences et techniques de l'information, de la communication et de la connaissance (Lab-STICC) |
|
|
|
CNRS : UMR3192 – Université de Bretagne Occidentale [UBO] – Université de Bretagne Sud – Institut Mines-Télécom – Télécom Bretagne – PRES Université Européenne de Bretagne [UEB] – Institut Supérieur des Sciences et Technologies de Brest (ISSTB) |
|
|
|
|
|
|
|
|
|
| Lab-STICC_UBS_CACS_MOCS Lab-STICC_UBS_CACS_CS,Lab-STICC_UBS_CACS_MOCS |
|
|
|
|
| Subject | : | Engineering Sciences/Micro and nanotechnologies/Microelectronics |
|
|
| Interconnect – Power Consumption – Timing – Modelling – Estimation – Performance optimization |
|
| hal-00294146, version 1 | |
| http://hal.archives-ouvertes.fr/hal-00294146 | |
| oai:hal.archives-ouvertes.fr:hal-00294146 | |
| From: Antoine Courtay | |
| Submitted on: Tuesday, 8 July 2008 15:30:13 | |
| Updated on: Tuesday, 9 February 2010 16:10:43 | |
