Energy-aware mappings of series-parallel workflows onto chip multiprocessors - Archive ouverte HAL Accéder directement au contenu
Rapport (Rapport De Recherche) Année : 2011

Energy-aware mappings of series-parallel workflows onto chip multiprocessors

Résumé

This paper studies the problem of mapping streaming appli- cations that can be modeled by a series-parallel graph, onto a 2-dimensional tiled CMP architecture. The objective of the mapping is to minimize the energy consumption, using dynamic and voltage scaling techniques, while maintaining a given level of performance, reflected by the rate of process- ing the data streams. This mapping problem turns out to be NP-hard, but we identify simpler instances, whose optimal solution can be computed by a dynamic programming algo- rithm in polynomial time. Several heuristics are proposed to tackle the general problem, building upon the theoretical results. Finally, we assess the performance of the heuris- tics through comprehensive simulations using the StreamIt workflow suite and various CMP grid sizes.
Fichier principal
Vignette du fichier
RR-7521.pdf (1.09 Mo) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

inria-00560707 , version 1 (29-01-2011)
inria-00560707 , version 2 (04-04-2011)

Identifiants

  • HAL Id : inria-00560707 , version 2

Citer

Anne Benoit, Rami Melhem, Paul Renaud-Goud, Yves Robert. Energy-aware mappings of series-parallel workflows onto chip multiprocessors. [Research Report] RR-7521, INRIA. 2011, pp.40. ⟨inria-00560707v2⟩
292 Consultations
249 Téléchargements

Partager

Gmail Facebook X LinkedIn More