Statistical leakage estimation in 32nm CMOS considering cells correlations

Smriti Joshi (1) , Anne Lombardot (1) , Marc Belleville (2) , Edith Beigné (2) , Stéphane Girard (3)

1 ST-CROLLES - STMicroelectronics [Crolles]
2 CEA-LETI - Commissariat à l'énergie atomique et aux énergies alternatives - Laboratoire d'Electronique et de Technologie de l'Information
3 MISTIS - Modelling and Inference of Complex and Structured Stochastic Systems

In this paper a method to estimate the leakage power consumption of CMOS digital circuits taking into account input states and process variations is proposed. The statistical leakage estimation is based on a pre-characterization of library cells considering correlations (ρ) between cells leakages. A method to create cells leakage correlation matrix is introduced. The maximum relative error achieved in the correlation matrix is 0.4% with respect to the correlations obtained by Monte Carlo simulations. Next the total circuit leakage is calculated from this matrix and cells leakage means and variances. The accuracy and efficiency of the approach is demonstrated on a C3540 (8 bit ALU) ISCAS85 Benchmark circuit.

Domaines: Statistiques [math.ST]; Théorie [stat.TH]

Smriti Joshi, Anne Lombardot, Marc Belleville, Edith Beigné, Stéphane Girard. Statistical leakage estimation in 32nm CMOS considering cells correlations. FTFC - 11th IEEE conference on Faible Tension Faible Consommation, Jun 2012, Paris, France. pp.1-4, ⟨10.1109/FTFC.2012.6231721⟩. ⟨hal-00803441⟩