Digital Block Design of MIMO Hardware Simulator for LTE Applications

Bachir Habib (1) , Gheorghe Zaharia (1) , Ghaïs El Zein (1)

1 IETR - Institut d'Électronique et des Technologies du numéRique

This paper presents new frequency domain and time domain architectures for the digital block of a hardware simulator of MIMO propagation channels, with 3GPP TR 36.803 channel models test, for LTE applications. The hardware simulator facilitates the test and validation cycles by replicating channel artifacts in a controllable and repeatable laboratory environment, thus making it possible to ensure the same test conditions in order to compare the performance of various equipments. After the description of the general characteristics of the hardware simulator, the new architectures of the digital block are presented and designed on a Xilinx Virtex-IV FPGA. Their accuracy and latency are analyzed. 3GPP TR 36.803 channel models test are given in details.

Mots clés: Hardware simulator; radio channel; MIMO; FPGA; 3GPP TR 36.803v0.3.0 channel model

Domaines: Electronique

Bachir Habib, Gheorghe Zaharia, Ghaïs El Zein. Digital Block Design of MIMO Hardware Simulator for LTE Applications. IEEE International Conference on Communications (ICC), 2012, Jun 2012, Ottawa, Canada. pp.4489 - 4493, ⟨10.1109/ICC.2012.6364547⟩. ⟨hal-00776604⟩