Evaluating and Optimizing IP Lookup on Many core Processors

Peng He (1) , Hongtao Guan (1) , Gaogang Xie (1) , Kavé Salamatian (2)

1 ICT - Institute of Computing Technology [Beijing]
2 LISTIC - Laboratoire d'Informatique, Systèmes, Traitement de l'Information et de la Connaissance

In recent years, there has been a growing interest in multi/many core processors as a target architecture for high performance software router. Because of its key position in routers, hardware IP lookup implementation has been intensively studied with TCAM and FPGA based architecture. However, increasing interest in software implementation has also been observed. In this paper, we evaluate the performance of software only IP lookup on a many core chip, the TILEPro64 processor. For this purpose we have implemented two widely used IP lookup algorithms, DIR-24-8-BASIC and Tree Bitmap. We evaluate the performance of these two algorithms over the TILEPro64 processor with both synthetic and real-world traces. After a detailed analysis, we propose a hybrid scheme which provides high lookup speed and low worst case update overhead. Our work shows how to exploit the architectural features of TILEPro64 to improve the performance, including many optimization in both single-core and parallelism aspects. Experiment results show by using only 18 cores, we can achieve a lookup throughput of 60Mpps (almost 40Gbps) with low power consumption, which demonstrates great performance potentials in many core processor.

Mots clés: IP lookup; many-core; Tree Bitmap; DIR-24-8-BASIC

Domaines: Réseaux et télécommunications [cs.NI]

Peng He, Hongtao Guan, Gaogang Xie, Kavé Salamatian. Evaluating and Optimizing IP Lookup on Many core Processors. 21st International Conference on Computer Communications and Networks (ICCCN 2012), Jul 2012, Munich, Germany, France. pp.1-7. ⟨hal-00737774⟩