 |
|
|
|
| HAL : hal-00671330, version 1 |
| DOI : 10.1109/DFT.2011.18 |
| Fiche détaillée |  Récupérer au format |
|
|
| IEEE International Symposium on Defect and Fault Tolerance in VLSI & Nanotechnology Systems (DFT'11), Vancouver : Canada (2011) |
|
|
|
|
| A Practical Approach to Single Event Transients Analysis for Highly Complex Designs |
|
|
| D. Alexandrescu 1, 2E. Costenaro 2 |
|
|
| (2011) |
|
|
|
| Single Event Transients are considerably more difficult to model, simulate and analyze than the closely-related Single Event Upsets. The work environment may cause a myriad of distinctive transient pulses in various cell types that are used in widely different configurations. We present practical methods to help characterizing the standard cell library using dedicated tools and results from radiation testing. Furthermore, we analyze the SET propagation in logic networks using a standard (reference) serial fault simulation approach and an accelerated fault simulation technique, taking in account both logic and temporal considerations. The accelerated method provides similar results as the reference approach while offering a considerable increase in the simulation speed. However, the simulation approach may not be feasible for large (multi-million cells) designs that could benefit from static analysis methods. We benchmark the results of a static, probabilistic approach against the reference and accelerated methods. Finally, we discuss the integration of the SET analysis in a complete Soft Error Rate analysis flow. |
|
|
|
|
|
|
|
|
|
|
|
| 1 : | Techniques of Informatics and Microelectronics for integrated systems Architecture (TIMA) |
|
|
|
CNRS : UMR5159 – Université Joseph Fourier - Grenoble I – Institut National Polytechnique de Grenoble (INPG) |
|
|
| 2 : | iROc Technologies (IROC TECHNOLOGIES) |
|
|
|
Cadence Connection – EDA Consortium – FSA – Cubic Micro |
|
|
|
|
|
|
|
|
|
| Domaine | : | Sciences de l'ingénieur/Micro et nanotechnologies/Microélectronique |
|
|
| Integrated Circuits – transient analysis – transistor – circuits.......... |
|
| hal-00671330, version 1 | |
| http://hal.archives-ouvertes.fr/hal-00671330 | |
| oai:hal.archives-ouvertes.fr:hal-00671330 | |
| Contributeur : Lucie Torella | |
| Soumis le : Vendredi 17 Février 2012, 11:18:19 | |
| Dernière modification le : Vendredi 17 Février 2012, 11:18:19 | |
