Adaptive inter-layer message routing in 3D networks-on-chip - Archive ouverte HAL Accéder directement au contenu
Article Dans Une Revue Microprocessors and Microsystems: Embedded Hardware Design Année : 2011

Adaptive inter-layer message routing in 3D networks-on-chip

Résumé

Existing routing algorithms for 3D deal with regular mesh/torus 3D topologies. Today 3D NoCs are quite irregular, especially those with heterogeneous layers. In this paper, we present a routing algorithm targeting 3D networks-on-chip (NoCs) with incomplete sets of vertical links between adjacent layers. The routing algorithm tolerates multiple link and node failures, in the case of absence of NoC partitioning. In addition, it deals with congestion. The routing algorithm for 3D NoCs preserves the deadlock-free propriety of the chosen 2D routing algorithms. It is also scalable and supports a local reconfiguration that complements the reconfiguration of the 2D routing algorithms in case of failures of nodes or links. The algorithm incurs a small overhead in terms of exchanged messages for reconfiguration and does not introduce significant additional complexity in the routers. Theoretical analysis of the 3D routing algorithm is provided and validated by simulations for different traffic loads and failure rates.

Mots clés

Dates et versions

hal-00650162 , version 1 (09-12-2011)

Identifiants

Citer

C. Rusu, Lorena Anghel, D. Avresky. Adaptive inter-layer message routing in 3D networks-on-chip. Microprocessors and Microsystems: Embedded Hardware Design , 2011, 35 (7), pp.613-631. ⟨10.1016/j.micpro.2011.06.008⟩. ⟨hal-00650162⟩

Collections

UGA CNRS TIMA
83 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More