Design and FPGA Implementation of Stochastic Turbo Decoder - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2011

Design and FPGA Implementation of Stochastic Turbo Decoder

Résumé

Stochastic decoding that is inspired by stochastic computation is an alternative technique for decoding of error-correcting codes. The extension of this approach to decode convolutional codes and turbo codes is discussed in this article. The switching activity sensitivity is circumvented and the latching problem is reduced by transforming the stochastic additions into stochastic multiplications in the exponential domain and using multiple streams with deterministic shufflers. The number of decoding cycles is thus considerably reduced with no performance degradation. Stochastic decoding, previously applied to the decoding of LDPC codes, can now be applied to decoding of turbo codes. In addition, the first hardware architecture for stochastic decoding of turbo codes is presented. The proposed architecture makes fully-parallel turbo decoding viable on FPGA devices. Results demonstrate the potential of stochastic decoding to implement fully-parallel turbo decoders.

Domaines

Electronique
Fichier principal
Vignette du fichier
Newcas_vf.pdf (542.68 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

hal-00617892 , version 1 (30-08-2011)

Identifiants

  • HAL Id : hal-00617892 , version 1

Citer

Quang Trung Dong, Matthieu Arzel, Christophe Jego. Design and FPGA Implementation of Stochastic Turbo Decoder. NEWCAS 2011, Jun 2011, Bordeaux, France. pp.21-24. ⟨hal-00617892⟩
192 Consultations
363 Téléchargements

Partager

Gmail Facebook X LinkedIn More