optimization of a power MOSFET And Its Monolithically integrated self-powering Circuits - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2010

optimization of a power MOSFET And Its Monolithically integrated self-powering Circuits

Résumé

The paper presents a physical structure optimization of an integrated semiconductor device design: a power MOSFET and other vertical transistors are integrated within the same die, introducing a novel self supplied power transistor. This integrated optimal design leads to complex optimization problems with close constraints. The main constraint deals with the avalanche phenomenon that is formulated by multiple integral expressions of numerical functions. The paper focuses on two aspects: the integral formulation of the avalanche model and more specifically its gradient computation in the view of applying a gradient-based optimization algorithm, and the comparisons of several optimization methods on this problem.
Fichier principal
Vignette du fichier
OIPE2010_papier2.pdf (45.42 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

hal-00520051 , version 1 (22-09-2010)

Identifiants

  • HAL Id : hal-00520051 , version 1

Citer

Xuan Hoa Nguyen, Laurent Gerbaud, Nicolas Clément, Jean-Paul Rouger, Jean-Christophe Crébier. optimization of a power MOSFET And Its Monolithically integrated self-powering Circuits. XI-th International Workshop on Optimization and Inverse Problems in Electromagnetism, Sep 2010, Sofia, Bulgaria. pp.ISBN 978-954-438-855-3. ⟨hal-00520051⟩
153 Consultations
322 Téléchargements

Partager

Gmail Facebook X LinkedIn More