 |
|
|
|
| HAL : hal-00477579, version 1 |
| DOI : 10.1109/JSSC.2010.2041402 |
| Fiche détaillée |  Récupérer au format |
|
|
| IEEE Journal of Solid-State Circuits (JSSC) 45, 5 (2010) 979-988 |
|
|
|
|
| The Experimental Demonstration of a SASP-Based Full Software Radio Receiver |
|
|
| Francois Rivet 1Yann Deval 1 |
|
|
| (06/2010) |
|
|
|
| Many technological bottlenecks prevent from realizing a software radio (SR) mobile terminal. The old way of building radio architectures is now over because a single handled terminal has to address various communication standards. This paper exposes a SR receiver: a sampled analog signal processor (SASP) is designed to perform downconversion and channel presorting. The idea is to process analog voltage samples in order to recover in baseband any RF signal emitted from 0 to 5$~$GHz. An analog fast Fourier transform achieves both frequency shifting and filtering. An experimental demonstrator of the SASP using 65$~$nm CMOS technology from STMicroelectronics is here presented and measured. It validates the concept of a new SR receiver with the design of a demonstrator which runs at 1.2 GHz consuming 389 mW. |
|
|
|
|
|
|
|
|
|
|
|
| 1 : | Laboratoire de l'intégration, du matériau au système (IMS) |
|
|
|
CNRS : UMR5218 – Université Sciences et Technologies - Bordeaux I – Institut Polytechnique de Bordeaux |
|
|
| 2 : | STMicroelectronics (Crolles) (ST-CROLLES) |
|
|
|
STMicroelectronics |
|
|
|
|
|
|
|
|
|
| Domaine | : | Sciences de l'ingénieur/Electronique |
| hal-00477579, version 1 | |
| http://hal.archives-ouvertes.fr/hal-00477579 | |
| oai:hal.archives-ouvertes.fr:hal-00477579 | |
| Contributeur : Equipe Conception De Circuits | |
| Soumis le : Jeudi 29 Avril 2010, 15:25:33 | |
| Dernière modification le : Jeudi 29 Avril 2010, 15:25:33 | |
