HAL: hal-00443705, version 1

Detailed view

Export this paper BibTeX - EndNote - TEI - RefWorks -

International Arab Journal of Information Technology 7, 1 (2010) pp 70-74

HW/SW Design-Based Implementation of Vector Median Rational Hybrid Filter

A. Boudabous 1, Ahmed Ben Atitallah 1, 2, L. Khriji 3, Patrice Kadionik 2, Nouri Masmoudi 1

(2010-01-01)

A new code sign implementation of vector median rational hybrid filter based on efficient hardware/software implementation is introduced and applied to colour image filtering problems. This filter is used essentially to remove impulsive and Gaussian noise in colour images. In our design we start by implementing the software solution in system on programmable chip context using NIOS-II softcore processor and µClinux as operating system. We evaluate the execution time of the whole filtering process. Than we add a hardware accelerator part. This latter is implemented using fast parallel architecture. Compared to the software solution results, the use of the hardware accelerator improves clearly the filtering speed and maintains the good filtering quality as shown by simulations.

1:	Laboratory of Electronics and Information Technology (LETI)
	Université de Sfax
2:	Laboratoire de l'intégration, du matériau au système (IMS)
	CNRS : UMR5218 – Université Sciences et Technologies - Bordeaux I – Ecole Nationale Supérieure d'Electronique, Informatique et Radiocommunications de Bordeaux – École Nationale Supérieure de Chimie et de Physique de Bordeaux
3:	Dept. of Electrical and Computer Engineering
	Sultan Qaboos University

Subject

:

Engineering Sciences/Micro and nanotechnologies/Microelectronics

Keyword(s): Filtering – co-design – FPGA implementation – SoPC – NIOS II processor

hal-00443705, version 1

http://hal.archives-ouvertes.fr/hal-00443705

oai:hal.archives-ouvertes.fr:hal-00443705

From: Patrice Kadionik <>

Submitted on: Sunday, 3 January 2010 20:32:47

Updated on: Wednesday, 3 February 2010 10:29:12