 |
|
|
|
| HAL: hal-00283405, version 5 |
| Detailed view |  Export this paper |
|
|
| Conference on Design of Circuits and Integrated Systems, Grenoble : France (2008) |
|
|
| Available versions: | v1 (2008-05-30) | v2 (2008-11-29) | v3 (2009-05-25) | v4 (2009-06-26) | v5 (2010-02-19) |
|
|
|
|
| Security Evaluation of a Balanced Quasi-Delay Insensitive Library (SecLib) |
|
|
| Sylvain Guilley 1Florent Flament 1 |
|
|
| (2008-11) |
|
|
|
| This article presents a library of cells enabling the realization of constant-power cryptoprocessors, natively protected against side-channel attacks exploiting the instant power consumption. The proposed methodology uses a full-custom balanced quasi-delay insensitive (QDI) cell library, called ``SecLib''. It is suitable for a shielded routing method derived from the ``backend duplication'', using legacy CAD tools for the backend steps. The discussion is oriented towards the explicitation of topological constraints encountered in highly secure designs. We discuss the impact of intra-die technological mismatch on the security of SecLib. |
|
|
|
|
|
|
|
|
|
|
|
| 1: | Laboratoire traitement et communication de l'information (LTCI) |
|
|
|
CNRS : UMR5141 – Institut Télécom – Télécom ParisTech |
|
|
|
|
|
|
|
|
|
| Subject | : | Computer Science/Cryptography and Security |
|
|
| Standard cells design – power-constant logic – side-channel attacks mitigation – transistors mismatch – Monte-Carlo simulation |
|
|
|
| Attached file list to this document: | |||||
|
|||||
|
|
|
| hal-00283405, version 5 | |
| http://hal.archives-ouvertes.fr/hal-00283405/en/ | |
| oai:hal.archives-ouvertes.fr:hal-00283405_v5 | |
| From: Sylvain Guilley | |
| Submitted on: Friday, 19 February 2010 01:49:43 | |
| Updated on: Friday, 19 February 2010 09:34:39 | |
