A Novel Low-overhead Delay Testing Technique for Arbitrary Two-Pattern Test Application

Swarup Bhunia (1) , Hamid Mahmoodi (1) , Arijit Raychowdhury (1) , Kaushik Roy (1)

1 ECE - School of Electrical and Computer Engineering [West Lafayette]

With increasing process fluctuations in nano-scale technology, testing for delay faults is becoming essential in manufacturing test to complement stuck-at-fault testing. Design-for-testability techniques, such as enhanced scan are typically associated with considerable overhead in die-area, circuit performance, and power during normal mode of operation. This paper presents a novel test technique, which can be used as an alternative to the enhanced scan based delay fault testing method, with significantly less design overhead. Instead of using an extra latch as in the enhanced scan method, we propose using supply gating at the first level of logic gates to hold the state of a combinational circuit. Experimental results on a set of ISCAS89 benchmarks show an average reduction of 33% in area overhead with an average improvement of 71% in delay overhead and 90% in power overhead during normal mode of operation, compared to the enhanced scan implementation.

Domaines: Architectures Matérielles [cs.AR]; Electronique

Swarup Bhunia, Hamid Mahmoodi, Arijit Raychowdhury, Kaushik Roy. A Novel Low-overhead Delay Testing Technique for Arbitrary Two-Pattern Test Application. DATE'05, Mar 2005, Munich, Germany. pp.1136-1141. ⟨hal-00181285⟩