Efficient representation for formal verification of PLC programs - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2006

Efficient representation for formal verification of PLC programs

Résumé

This paper addresses scalability of model-checking using the NuSMV model-checker. To avoid or at least limit combinatory explosion, an efficient representation of PLC programs is proposed. This representation includes only the states that are meaningful for properties proof. A method to translate PLC programs developed in Structured Text into NuSMV models based on this representation is described and exemplified on several examples. The results, state space size and verification time, obtained with models constructed using this method are compared to those obtained with previously published methods so as to assess efficiency of the proposed representation.
Fichier principal
Vignette du fichier
wodes06_VG-ODS-JMF.pdf (202.86 Ko) Télécharger le fichier
Presentation_wodes06_v5.ppt (634 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Format : Autre
Loading...

Dates et versions

hal-00175431 , version 1 (28-09-2007)

Identifiants

  • HAL Id : hal-00175431 , version 1

Citer

Vincent Gourcuff, Olivier de Smet, Jean-Marc Faure. Efficient representation for formal verification of PLC programs. 8th International Workshop On Discrete Event Systems (WODES'06), Jul 2006, Ann Arbor, United States. pp. 182-187. ⟨hal-00175431⟩
111 Consultations
630 Téléchargements

Partager

Gmail Facebook X LinkedIn More