Using Multi-Threshold Threshold Gates in RTD-based Logic Design. A Case Study - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2005

Using Multi-Threshold Threshold Gates in RTD-based Logic Design. A Case Study

Résumé

The basic building blocks for Resonant Tunnelling Diode (RTD) logic circuits are Threshold Gates (TGs) instead of the conventional Boolean gates (AND, OR, NAND, NOR) due to the fact that, when designing with RTDs, threshold gates can be implemented as efficiently as conventional ones, but realize more complex functions. Recently, RTD structures implementing Multi-Threshold Threshold Gates (MTTGs) have been proposed which further increase the functionality of the original TGs while maintaining their operating principle and allowing also the implementation of nanopipelining at the gate level. This paper describes the design of n-bit adders using these MTTGs. A comparison with a design based on TGs is carried out showing advantages in terms of latency, device counts and power consumption.
Fichier principal
Vignette du fichier
1033.pdf (572.1 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

hal-00166990 , version 1 (14-08-2007)

Identifiants

Citer

H. Pettenghi, María José Avedillo de Juan, J.-M. Quintana. Using Multi-Threshold Threshold Gates in RTD-based Logic Design. A Case Study. ENS 2005, Dec 2005, Paris, France. pp.87-91. ⟨hal-00166990⟩

Collections

ENS
49 Consultations
128 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More