Synthesis of Multimode digital signal processing systems

Caaliph Andriamisaina (1) , Emmanuel Casseau (2) , Philippe Coussy (3)

1 LESTER - Laboratoire d'Electronique des Systèmes TEmps Réel
2 R2D2 - Reconfigurable and Retargetable Digital Devices
3 Lab-STICC_UBS_CACS_MOCS

In this paper, we propose a design methodology for implementing a multimode (or multi-configuration) and multi-throughput system into a single hardware architecture. The inputs of the design flow are the data flow graphs (DFGs), representing the different modes (i.e. the different applications to be implemented), with their respective throughput constraints. While traditional approaches merge DFGs together before the synthesis process, we propose to use ad-hoc scheduling and binding steps during the synthesis of each DFG. The scheduling, which assigns operations to specific time steps, maximizes the similarity between the control steps and thus decreases the controller complexity. The binding process, which assigns operations to specific functional units and data to specific storage elements, maximizes the similarity between datapaths and thus minimizes steering logic and register overhead. First results show the interest of the proposed synthesis flow.

Domaines: Architectures Matérielles [cs.AR]

Caaliph Andriamisaina, Emmanuel Casseau, Philippe Coussy. Synthesis of Multimode digital signal processing systems. NASA/ESA Conference on Adaptive Hardware and Systems, 2007, Edinburgh, United Kingdom. pp.7. ⟨hal-00153086⟩