A design process of switched Ethernet architectures according to real-time application constraints - Archive ouverte HAL Accéder directement au contenu
Article Dans Une Revue Engineering Applications of Artificial Intelligence Année : 2006

A design process of switched Ethernet architectures according to real-time application constraints

Résumé

Ethernet networks are based on a medium access method which is not deterministic. The use of such networks in factory environments (which are strongly time constraints) can absolutely not guarantee that the applications requirements will be respected. This paper presents a method based on genetic algorithms to minimize end-to-end delays by providing a good distribution of the devices on the network switches. The objective function is defined by using the network calculus which is a deterministic theory and enables to determine bounded delays. In this paper, a case study is described: theoretical results are verified by a real experimentation and compared with results obtained with a network simulator.
Fichier principal
Vignette du fichier
eaai.pdf (978.57 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

hal-00144780 , version 1 (04-05-2007)

Identifiants

Citer

Jean-Philippe Georges, Nicolas Krommenacker, Thierry Divoux, Eric Rondeau. A design process of switched Ethernet architectures according to real-time application constraints. Engineering Applications of Artificial Intelligence, 2006, 19 (3), pp.335-344. ⟨10.1016/j.engappai.2005.09.004⟩. ⟨hal-00144780⟩
129 Consultations
347 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More