Memory Accesses management during High Level Synthesis - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2004

Memory Accesses management during High Level Synthesis

Eric Senn
Pierre Bomel
Nathalie Julien
Eric Martin
  • Fonction : Auteur
  • PersonId : 831063

Résumé

We introduce a new approach to take into account the memory architecture and the memory mapping in behavioral synthesis. We formalize the memory mapping as a set of constraints for the synthesis, and defined a Memory Constraint Graph and an accessibility criterion to be used in the scheduling step. We present a new strategy for implementing signals (ageing vectors). We formalize the maturing process and explain how it may generate memory conflicts over several iterations of the algorithm. The final Compatibility Graph indicates the set of valid mappings for every signal. Several experiments are performed with our HLS tool GAUT. Our scheduling algorithm exhibits a relatively low complexity that permits to tackle complex designs in a reasonable time.
Fichier principal
Vignette du fichier
p193-corre.pdf (194.98 Ko) Télécharger le fichier
Loading...

Dates et versions

hal-00077355 , version 1 (31-05-2006)

Identifiants

  • HAL Id : hal-00077355 , version 1

Citer

Gwenolé Corre, Eric Senn, Pierre Bomel, Nathalie Julien, Eric Martin. Memory Accesses management during High Level Synthesis. IEEE ACM CO-DESign symposium and International Symposium on System Synthesis, 2004, stockholm, Sweden. pp.42-47. ⟨hal-00077355⟩
115 Consultations
126 Téléchargements

Partager

Gmail Facebook X LinkedIn More