HAL : hal-00014975, version 1

DOI : 10.1109/ARITH.1989.72815

Fiche détaillée

Récupérer au format BibTeX - EndNote - TEI - RefWorks -

Proceedings-of-9th-Symposium-on-Computer-Arithmetic-Cat.-No.89CH2757-3., Santa Monica, CA : États-Unis (1989)

JANUS, an on-line multiplier/divider for manipulating large numbers

A. Guyot 1, Yvan Herreros 2, Jean-Michel Muller 2

(1989)

The authors deal with the detailed VLSI implementation of a fast bit-serial operator designed to perform very high precision (600 decimal digits) additions, multiplications, and divisions, and some of the applications of the circuit are discussed. Online arithmetic needs carry-free redundant number systems. Frequently, the radix chosen is different from 2, since a carry-free addition algorithm can be used in radix r not=2. In radix 2, carry-free addition is possible, but with two inconveniences: the algorithm seems more complicated, and the delay is larger. The authors show that the first inconvenience vanishes if good binary representation of the digits in radix-2 signed digit notation is chosen.

1 :	Techniques of Informatics and Microelectronics for integrated systems Architecture (TIMA)
	CNRS : UMR5159 – Université Joseph Fourier - Grenoble I – Institut National Polytechnique de Grenoble (INPG)
2 :	Laboratoire de l'Informatique du Parallélisme (LIP)
	Université de Lyon – CNRS : UMR5668 – INRIA – École Normale Supérieure - Lyon – Université Claude Bernard - Lyon I

Domaine

:

Sciences de l'ingénieur/Micro et nanotechnologies/Microélectronique

Mots Clés : online-multiple-divider – JANUS- – manipulating-large-numbers – VLSI- – fast-bit-serial-operator – additions- – multiplications- – divisions- – carry-free-redundant-number-systems

hal-00014975, version 1

http://hal.archives-ouvertes.fr/hal-00014975

oai:hal.archives-ouvertes.fr:hal-00014975

Contributeur : Lucie Torella <>

Soumis le : Jeudi 1 Décembre 2005, 11:30:13

Dernière modification le : Lundi 28 Septembre 2009, 16:06:23