Automatic diagnosis may replace simulation for correcting simple design errors
Résumé
An automated tool for diagnosing simple design errors in VHDL description is presented. The tool is tested on benchmark circuits, and the results show that the error is localized precisely, after the application of a small number of specially generated test patterns. This tool is now integrated within the PREVAIL/sup TM/ system, and is being tested on industrial circuits.