Improvements in GaAs JFETs for Deep Cryogenic Operation

T. Cunningham

▶ To cite this version:

T. Cunningham. Improvements in GaAs JFETs for Deep Cryogenic Operation. Journal de Physique IV Proceedings, 1996, 06 (C3), pp.C3-231-C3-236. 10.1051/jp4:1996335 . jpa-00254253

HAL Id: jpa-00254253
https://hal.science/jpa-00254253

Submitted on 4 Feb 2008

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

JOURNAL DE PHYSIQUE IV
Colloque 3, supplément au Journal de Physique III, Volume 6, avril 1996

Improvements in GaAs JFETs for Deep Cryogenic Operation

T.J. Cunningham

Mail Stop 300-315, Jet Propulsion Laboratory, 4800 Oak Grove Drive, Pasadena, CA 91109, U.S.A.

Abstract: Gallium arsenide junction field-effect transistors (GaAs JFETs) can be made immune to carrier freeze-out, making such transistors useful for the readout of detector arrays that operate at 4 K. Typical applications require transistors with very low noise and extremely low leakage current. By using a recently developed etchant for GaAs that is highly isotropic, etched GaAs JFETs have fabricated that have a gently tapered edge. This reduces edge fields, which consequently reduces the edge tunneling current, the dominant source of leakage current at 4 K. JFETs with gate leakage currents below 10^{-15} amps have been fabricated. The fabrication technique, including the isotropic etchant is discussed. The leakage current and noise of these JFETs are presented and compared with previous devices using a conventional etch.

1. INTRODUCTION

Future American and European space missions will employ detectors cooled to below 4 K. This includes photovoltaic and photoconductive detectors for the very long wavelength infrared (VLWIR, approximately 50 μm to 200 μm wavelength), as well as many bolometers. For small arrays of such detectors consisting of less than ten pixels, it previously had been adequate to cool only the detector array to 4 K, and to run a wire from each pixel to a warmer compartment containing the readout electronics. These wires carry heat to the cold head, however, and they are susceptible to noise pickup, which makes this approach impractical for larger arrays or for ultra-low noise levels envisioned for future missions.

Therefor, several different groups have been exploring readout electronics that can operate at 4 K and below, and that can be placed on the cold head immediately adjacent to the detector array[1-5]. Clearly such electronics must circumvent carrier freeze-out and be functional at 4 K. They must also dissipate low power, and have low noise and input current. For the Space Infrared Telescope Facility (SIRTF), for example, the readout electronics are required to dissipate less than 10 μW per channel, have less than 100 electrons per second input current, and have an input-referred voltage noise of less than 1 $\mu V/Hz^{1/2}$ at 1 Hz.

We have been exploring GaAs JFET-based electronics for such applications for the past several years[6]. Because of the very small electron effective mass in GaAs, moderately doped n-type GaAs can be made immune to carrier freeze-out. We have concentrated on JFETs rather than MESFETs because the higher

Article published online by EDP Sciences and available at http://dx.doi.org/10.1051/jp4:1996335

gate barrier provided by the p-n junction in the JFET reduces the gate leakage current relative to metal Schottky gate in a MESFET. The principal challenge has been to reduce the noise and gate leakage current to acceptable levels.

2. THE DEVICE STRUCTURE.

The device structure is shown in Fig. 1. The device consists of a p-type gate over n-type channel, an undoped spacer, and a semi-insulating substrate. The layer structure is grown by MBE, and wet chemical etching is used to etch back the layers. Details have been previously discussed [6].



Fig. 1: The structure of the GaAs JFET produced by MBE growth and etch-back. The undoped buffer is approximately 1 μm thick. The n-type channel is 3750 Å thick and doped with silicon to 5×10^{16} cm^{-3}. The p-type gate is 500 Å thick and is doped to greater than 5×10^{18} cm^{-3}.

3. OLD AND NEW GATE ETCH PROCEDURES.

Previously devices were made using a self-aligned gate etch with an ammonium hydroxide based etch. That is, the Ti-Pt-Au was patterned by lift-off, during which the photoresist was removed. The Ti-Pt-Au metal contact was then used as the mask for the etch that defined the gate. The etchant was a mixture of ammonium hydroxide, hydrogen peroxide and water (11:4:550 by volume). The same etchant was used to make the isolation etch, using a photoresist mask.

This procedure requires only one mask level to create the gate, and it resulted in functional devices. However, there were several problems with it. First, there is some edge roughness in the gate metalization due to the nature of the lift-off process. This edge roughness is duplicated by the etch in the self-aligned process. This surface roughness tends to enhance the field in localized spots. There is also some undercut, and metal filaments can fall over the edge of the gate, forming a small Schottky barrier diodes between the gate metalization and the n-type channel. Both the field enhancement and the parasitic Schottky contacts tend to increase the leakage current.

For this reason, we began fabricating devices using a second procedure. In this procedure, a photoresist mask is used for the gate etch. The gate metalization is still done using lift-off, but in a separate step rather than self-aligned as in the previous procedure. The mask set is designed so that the gate metal edge falls by several microns inside the edge of the p-type GaAs formed by the gate etch.

Additionally, the chemistry of the wet chemical etchant was changed. Mixtures of hydrogen peroxide and an acid or base all work by using the hydrogen peroxide to oxide the GaAs to form gallium oxide and arsenic oxide. These oxides are then dissolved by the acid or base. Even in dilute mixtures, however, these etches are not perfectly isotropic, and can result in a retrograde etch wall profile on the 110 faces.

A new, more isotropic etchant has recently been developed based on an hydrofluoric acid/ hydrogen peroxide/ water system[7]. The peroxide oxidizes the GaAs as before. Ordinarily, arsenic oxides dissolve more rapidly in acid/peroxide solutions. In fact, arsenic oxide has some solubility in pure water. It is

believed, however, that HF naturally has more of an affinity for gallium oxide. In a dilute solution, this counters the natural tendency for the arsenic oxide to dissolve faster, making the dissolution rates roughly equal. This keeps the etch diffusion limited and consequently isotropic.

The concentration of 2:10:1000 $HF:H_2O_2:H_2O$ was used for the gate etch. The etch rate is approximately 200 Å/min. A slightly less dilute concentration of 2:10:200 was used for the mesa etch. The etch rate of this solution is approximately 2000 Å/min.

4. A COMPARISON OF JFETS FABRICATED BY THE OLD AND NEW PROCEDURES.

The gate leakage current vs. gate voltage of JFETs fabricated using the self-aligned procedure with NH_4OH-based etchant was measured using the circuit shown in Fig. 2a. The results for a ring geometry JFET 20 μm long and 1250 μm in circumference is shown in Fig. 3. The current rises above 1 pA at a gate voltage of approximately -6.5 V, and increases to almost 1 nA at a gate voltage of -10 V. The current noise floor of the system is approximately 1 pA.



Fig. 2: The circuits used to measure leakage current. Circuit 2a uses a HP4145B semiconductor parameter analyzer as an ammeter to measure gate leakage vs. voltage down to a noise floor of approximately 1 pA. Circuit 2b uses the JFET as a source-follower, and integrates the leakage current onto the capacitor set C1 and C2. The time rate of change of V_O is proportional to the leakage current.

The current of a rectangular JFET fabricated using the separate gate etch and metalization with the HF-based etchant was also measured using the circuit of Fig. 2a, but the resulting current was less than 1 pA out to a gate voltage of -15 V. To measure the gate current of this device, it was necessary to use the circuit shown in Fig. 2b. In this circuit, the JFET under test is connected as a source follower. A reset voltage is applied onto the gate of the JFET by turning on Q2, and this voltage is stored on capacitors C1 and C2. At the start of the integration period, Q2 is turned off, and the gate leakage current of the JFET is integrated on the capacitor set. The change in the gate voltage is reflected in the change of the source follower voltage. The gate leakage current can then be calculated from the rate of change of the source follower voltage using Eq. 1.

$$I_{leakage} = \frac{C_T}{A_v} \frac{d}{dt} V_o \qquad \text{Eq. 1}$$

where A_v is the gain of the source-follower, and C_T is the total capacitance of *C1* and *C2*, together with the capacitance of the gate of the JFET and including any parasitic capacitance. For this measurement, C1 and C2 were both 1 pF. The reset voltage was 1 V, and V_{DD} was set to 3 V. The load bias current on the source of the JFET was 10 μA.



Fig. 3: The gate leakage current as a function of voltage measured using the circuit shown in Fig. 2a, for a ring JFET 1250 µm in circumference and 20 µm long made using the old, self-aligned process with ammonium hydroxide-based etchant. The noise floor is approximately 1 pA.

For an accurate calculation of the leakage current, both C_T and A_V must be measured. The gain A_V was measured by turning on Q2, sweeping the reset voltage from 0 to 2 V, and recording the output voltage V_o. With a 10 µA load current, the gain of the source follower circuit is $A_v = 0.9435$.

The capacitance was measured by injecting a 1 kHz AC signal on the test point connected to C2. The circuit then forms a capacitive divider between C2, and the remaining capacitance C_X. The injected signal voltage is reduced by the capacitive divider, then multiplied by A_V. By comparing the output voltage vs. the injected signal, and knowing A_V and the capacitance C2, it is possible to calculate the remaining capacitance C_X. The capacitance measured this way was 22.6 pF. For the leakage test, the injection test point connected to C2 is grounded, so the total capacitance C_T is the sum of C2 and C_X, or $C_T = 23.6$ pF.

The output voltage vs. time for the JFET is shown in Fig. 4. The output voltage varies by approximately 41 mV over the 29 minute integration time. Using the calculated gain and capacitance with Eq. 1, the calculated leakage current is:

$$I_{leakage} = 0.59 \text{ fA} \qquad \text{Eq. 2}$$



Fig. 4: The source-follower output voltage V_o from the leakage current integrator shown in Fig. 2b, as a function of time for a rectangular JFET fabricated using the new process using a separate gate metalization and etch with an HF-based etchant. The total capacitance was measured as 23.6 pF.

5. THE TRANSISTOR NOISE FOR THE OLD AND NEW PROCEDURES

The input-referred voltage noise for a JFETs fabricated using the old process and a JFET fabricated using the new process are compared in Fig. 5. The old JFET was a ring structure 1250 μm in diameter and 20 μm long, with a capacitance of approximately 18 pF. The new JFETs is a rectangular structure 300 μm wide and 100 μm long with a capacitance of 21 pF. Both JFETs were biased at 1 μA drain current; the drain voltage was 1.0 V for the old JFET and 0.6 V for the new JFET.



Fig. 5: The input-referred voltage noise for a ring JFET (1250 μm circumference by 20 μm long) fabricated with the old, self-aligned process with an ammonium hydroxide-based etch, and the comparable noise for a rectangular JFET (300 μm wide by 100 μm long) fabricated with the new process using a separate gate etch and metalization with an HF-based etch. The noise spikes are 60-Hz pickup and signals injected to calibrate the gain.

6. SUMMARY

A new gate etch process has been developed that substantially improves the performance of JFETs intended for deep cryogenic operation. Where before the etch was done using an ammonium hydroxide-based etchant and using the gate metalization as a mask, the new procedure separates the photolithography for the gate etch and the gate metalization into two steps. In addition, a more isotropic HF-based etch is used. The new procedure reduced the gate leakage by many orders of magnitude, from leakage on the order of pA to less than one fA. The noise is also reduced somewhat.

The noise and leakage performance are closing in on those required for deep cryogenic space astronomy missions such as SIRTF. The fabrication of more JFETs using the new procedure, and further characterization of their gate leakage current and noise are underway.

7. ACKNOWLEDGMENTS

The measurements described in this paper were performed at the Jet Propulsion Laboratory, California Institute of Technology under a contract with the National Aeronautics and Space Administration. Reference herein to any specific commercial product, process, or service by trade name, trademark, manufacturer, or otherwise, does not constitute or imply endorsement by the United States Government or the Jet Propulsion Laboratory, California Institute of Technology.

8. REFERENCES

[1] Glidden R.M., Lizotte S.C., Cable J.S., Mason L.W., and Cao C., "Optimization of cryogenic CMOS processes for sub-10°K applications," Conference on Infrared Readout Electronics, Orlando, Florida, 21-21 April 1992, (Proc. of the SPIE/OA, 1992) pp. 2-39.

[2] R.K. Kirschman, S.V. Lemoff, and J.A. Lipa, "Evaluation of GaAs FETs for cryogenic readout," Conference on Infrared Readout Electronics, Orlando, Florida, 21-21 April 1992, (Proc. of the SPIE/OA, 1992) pp. 110-130.

[3] Goebel J.H., Weber T.T., Van Rheenen A.D., Jostad L.L., Kim J., and Gable B., "Cryogenic measurements of Aerojet GaAs n-JFETs," Conference on Infrared Readout Electronics, Orlando, Florida, 21-21 April 1992, (Proc. of the SPIE/OA, 1992) pp. 93-109.

[4] Balestra, F. "The Cryogenic Operation of Deep Submicron MOSFETs," Low Temperature Electronics and High Temperature Superconductivity, C. Claeys, et. al, Eds., Proc. Vol 95-9, The Electrochemical Society, Pennington, NJ, USA

[5] Camin, D.V., Fedyakin, N., Pessina, and G., Previtali, E., "Monolithic GaAs Preamplifiers for Cryogenic Particle Detectors," Low Temperature Electronics and High Temperature Superconductivity, C. Claeys, et. al, Eds., Proc. Vol 95-9, The Electrochemical Society, Pennington, NJ, USA

[6] Cunningham, T.J. and Fossum, E.R., "GaAs JFETs intended for deep cryogenic VLWIR readout electronics," *Journal de Physique IV* **4** C6, (1994) pp C6-147 to C6-152.

[7] Takebe, T., Tamamoto, T., Fujii, M., Kobayashi, K., "Fundamental Selective Etching Characteristics of HF + H_2O_2 + H_2O Mixtures for GaAs," *Journal of the Electrochemical Society*, 140 (1993) pp 1169-1180.